Potential profile and charging and discharging effects of dopants in the depletion layer
Experimental setup of the KFM measurement and SOI pn junction structure are schematically shown in Fig. 2 . Based on fabrication process, it is expected that top-silicon layer is thinner than 10 nm. Backgate voltage, V BG , was set to 0 V. n-type pad, doped with phosphorus donors (N D ≈ 5 × 10 17 cm -3 ), was grounded. To the p-type pad, doped with boron acceptors (N A ≈ 1 × 10 18 cm -3
), negative voltage (V REV ) was applied, i.e., the junction was reversely biased. A grounded cantilever scans over the device surface at constant height. Scan area was located within the silicon constriction between the two pads. A dc-voltage (V KFM ), applied in order to nullify electrostatic force between tip and sample, corresponds to the electronic potential.
We measured pn junction potential profile at low temperature, 15 K. Figures 3(a) -(c) show KFM images taken at different values of applied V REV . We found a noisy region between the flat-potential n-and p-type pads. This region can be identified as the depletion layer, since its width linearly depends on applied voltage, as shown in Fig. 4 , in good agreement with theoretical prediction for 2D pn junctions [8] .
Noise within the depletion layer is ascribed to random charging and discharging of dopants. For clarifying this point, we estimated carrier dwell time from the measured time of individual noise features. At low temperature, carrier dwell time is 10 0 -10 1 s, which corresponds to ionization energy of several tens of meV [11] , consistent with shallow dopant properties. At room temperature, dwell time is in the range of 10 -2 -10 -3 s, which gives ionization energy larger than 100 meV. This indicates that some dopants in the depletion layer are deeper-level phosphorus and boron atoms, i.e., their ionization energies are enhanced compared to the bulk value of 44 meV. This effect is expected in case of nanostructures, where dielectric confinement and quantum size effect become dominating [1] .
We present averaged potential line profile in Fig. 3(d) for V REV = -1 V. Potential difference between pads is around 150 mV. This relatively small value is probably due to the voltage drop in the silicon region outside of the junction. More importantly, the measured potential profile shows remarkable difference compared with bulk pn junction. Unlike in the case of ordinary pn junction, electric field strongly penetrates outwards from the thin depletion layer [ Fig. 5(a) ]. This particular electric field distribution in the depletion layer leads to the enhancement of the potential in this region, as schematically depicted in Fig. 5(b) .
We finally focus on the depletion layer boundaries, at low temperature [ Fig. 6(a) ] and at room temperature [ Fig.  6(b) ]. Shifts of the edges, marked by dashed white lines, within the range of 10 nm, are observable. These shifts are most likely caused by ionization and neutralization of outermost dopants. An ionized dopant contributes to the depletion layer [ Fig. 6(c) ]. However, when it captures an electron, the depletion layer edge is shifted [ Fig. 6(d) ].
Conclusions
We measured nanoscale lateral pn junctions by KFM. The observed potential profile originates from electric field expansion outwards from the depletion region located in the thin Si layer. We found that noise features observed in the depletion region at room temperature are the result of charging and discharging of phosphorus and boron dopants, having deeper energy levels than in bulk. These results show ultimate differences between bulk and nanoscale pn junctions, essential for nanoelectronics development. 
